With the advent of System-on-Chip (SoC) 
Challenges associated with Multi-Core and SoC Debug
With the advent of System-on-Chip (SoC) technology and integration of multiple cores on a single die resulting in MultiCore chips, complexity of integrated circuits has increased considerably. This has resulted in additional complexity in debugging Silicon after manufacturing. Some of the challenges associated with debug of SoCs and MultiCore are related to the following:
1. Lack of observability of nodes in deeply embedded cores 2. Debug of deeply embedded arrays 3. Functional debug of deeply embedded cores 4. Speed path debug of deeply embedded cores 5. Debug of interface between cores 6. Debug related to multiple JTAG TAP controllers 7. Debug of analog cores within SoCs and MultiCore 8. Low power debug Some of the above debug challenges are attributed to the complexity involved with integration of the SoCs and MultiCores, with additional complexity caused with the use of digital as well as analog cores. In certain cases, RF cores are also integrated into the same SoC/MultiCores, compounding debug challenges. Classic Design for Debug (DFD) techniques, such as bringing out test points, as well as making internal nodes visible outside for the purpose of debug work well for stand-alone ICs. But, for deeply embedded cores, such techniques are clearly not sufficient.
Speed-path related bugs become very difficult to debug due to inability to observe the cause of speed path at the output. Special speed-path debug techniques need to be incorporated early in the design stage, in the deeply embedded core for ease of silicon debug. Other important areas that cause debug challenges are in the area of debug of deeply embedded arrays as well as debug related to multiple JTAG TAP controllers at the SoC/MultiCore level.
Current day SoCs are also used widely in many applications such as handhelds, cell-phones, network processors, wireless applications etc., and have unique requirements of multiple voltage domains, multiple power domains, multiple
